Time4Sys – Integrating Timing Verification in your Engineering Practices - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Poster Communications Year : 2018

Time4Sys – Integrating Timing Verification in your Engineering Practices

Loïc Fejoz
  • Function : Author
  • PersonId : 980119
Lionel Havet
  • Function : Author
  • PersonId : 978796
Benoit Viaud
  • Function : Author
Laurent Rioux
  • Function : Author
  • PersonId : 859156
Joris Rehm
  • Function : Author
  • PersonId : 756920
  • IdRef : 142454303
No file

Dates and versions

hal-01957504 , version 1 (17-12-2018)

Identifiers

  • HAL Id : hal-01957504 , version 1

Cite

Loïc Fejoz, Lionel Havet, Aurélien Didier, Benoit Viaud, Anh Toan Bui Long, et al.. Time4Sys – Integrating Timing Verification in your Engineering Practices. RTSS@Work 2018 - 39th IEEE Real-Time Systems Symposium Workshop, Dec 2018, Nashville, United States. , 2018. ⟨hal-01957504⟩
127 View
0 Download

Share

Gmail Facebook X LinkedIn More