Hybrid-DBT: Hardware/Software Dynamic Binary Translation Targeting VLIW - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Year : 2018

Hybrid-DBT: Hardware/Software Dynamic Binary Translation Targeting VLIW

Abstract

In order to provide dynamic adaptation of the performance/energy trade-off, systems today rely on heterogeneous multi-core architectures (different micro-architectures on a chip). These systems are limited to single-ISA approaches to enable transparent migration between the different cores. To offer more trade-off, we can integrate statically scheduled micro-architecture and use Dynamic Binary Translation (DBT) for task migration. However, in a system where performance and energy consumption are a prime concern, the translation overhead has to be kept as low as possible. In this paper we present Hybrid-DBT, an open-source, hardware accelerated DBT system targeting VLIW cores. Three different hardware accelerators have been designed to speed-up critical steps of the translation process. Experimental study shows that the accelerated steps are two orders of magnitude faster than their software equivalent. The impact on the total execution time of applications and the quality of generated binaries are also measured.
Fichier principal
Vignette du fichier
rokicki_TCAD.pdf (619.46 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01856163 , version 1 (09-08-2018)

Identifiers

Cite

Simon Rokicki, Erven Rohou, Steven Derrien. Hybrid-DBT: Hardware/Software Dynamic Binary Translation Targeting VLIW. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, pp.1-14. ⟨10.1109/TCAD.2018.2864288⟩. ⟨hal-01856163⟩
557 View
1030 Download

Altmetric

Share

Gmail Facebook X LinkedIn More