Design of a Reliable XOR-XNOR Circuit for Arithmetic Logic Units - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2012

Design of a Reliable XOR-XNOR Circuit for Arithmetic Logic Units


Computer systems used in safety-critical applications like space, avionic and biomedical applications require high reliable integrated circuits (ICs) to ensure the accuracy of data they process. As Arithmetic Logic Units (ALUs) are essential element of computers, designing reliable ALUs is becoming an appropriate strategy to design fault-tolerant computers. In fact, with the continuous increase of integration densities and complexities ICs are susceptible to many modes of failure. Thereby, Reliable operation of ALUs is critical for high performance safety-critical computers. Given that XOR-XNOR circuits are basic building blocks in ALUs, designing efficient reliable XOR-XNOR gates is an important challenge in the area of high performance computers. The reliability enhancement technique presented in this work is based on using a Concurrent Error Detection (CED) based reliable XOR-XNOR circuit implementation to detect permanent and transient faults in ALUs during normal operation in order to improve the reliability of highly critical computer systems. The proposed design is performed using the 32 nm process technology.
Fichier principal
Vignette du fichier
978-3-642-35606-3_61_Chapter.pdf (107 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01551326 , version 1 (30-06-2017)





Mouna Karmani, Chiraz Khedhiri, Belgacem Hamdi, Amir-Mohammad Rahmani, Ka Lok Man, et al.. Design of a Reliable XOR-XNOR Circuit for Arithmetic Logic Units. 9th International Conference on Network and Parallel Computing (NPC), Sep 2012, Gwangju, South Korea. pp.516-523, ⟨10.1007/978-3-642-35606-3_61⟩. ⟨hal-01551326⟩
127 View
161 Download



Gmail Facebook X LinkedIn More