Design and Optimization of a Digital Baseband Receiver ASIC for GSM/EDGE - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2012

Design and Optimization of a Digital Baseband Receiver ASIC for GSM/EDGE

Abstract

This paper addresses complexity issues at algorithmic and architectural level of digital baseband receiver ASIC design for the standards GSM/GPRS/EDGE, in order to reduce power consumption and die area as desired for cellular applications. To this end, the hardware implementation of a channel shortening pre-filter combined with a delayed decision-feedback sequence estimator (DFSE) for channel equalization is described. The digital receiver back-end including a flexible Viterbi decoder implementation is presented and hardware savings that can be achieved by using hard-decisions are discussed. Design trade-offs are highlighted to prove the efficiency of the implemented 2.5G multi-mode architecture. The ASIC in 0.13 μm CMOS technology occupies 1.0 mm2 and dissipates only 1.3 mW in fastest EDGE data transmission mode.
Fichier principal
Vignette du fichier
978-3-642-28566-0_5_Chapter.pdf (1.99 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01515990 , version 1 (28-04-2017)

Licence

Attribution

Identifiers

Cite

Christian Benkeser, Qiuting Huang. Design and Optimization of a Digital Baseband Receiver ASIC for GSM/EDGE. 18th International Conference on Very Large Scale Integration (VLSISOC), Sep 2010, Madrid, Spain. pp.100-127, ⟨10.1007/978-3-642-28566-0_5⟩. ⟨hal-01515990⟩
234 View
259 Download

Altmetric

Share

Gmail Facebook X LinkedIn More