Partition-Based Hardware Transactional Memory for Many-Core Processors - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2013

Partition-Based Hardware Transactional Memory for Many-Core Processors


Transactional memory is an appealing technology which frees programmer from lock-based programming. However, most of current hardware transactional memory systems are proposed for multi-core processors, and may face some challenges with the increasing of processor cores in many-core systems, such as inefficient utilization of transactional buffers, unsolved problem of transactional buffer overflow, etc. This paper proposes PM_TM, a hardware transactional memory for many-core processors. The system turns transactional buffers that are traditionally private to processor cores into shared by moving them from L1-level to L2-level, and uses partition mechanism to provide logically independent and dynamically expandable transactional buffers to transactional threads. As the result, the solution can utilize transactional buffers more efficient and moderate the problem of transactional buffer overflow. The system is simulated and evaluated using gems and simics simulator with STAMP benchmarks. Evaluation results show that the system achieves better performance and scalability than traditional solutions in many-core processors.
Fichier principal
Vignette du fichier
978-3-642-40820-5_26_Chapter.pdf (551.26 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01513751 , version 1 (25-04-2017)





Yi Liu, Xinwei Zhang, Yonghui Wang, Depei Qian, Yali Chen, et al.. Partition-Based Hardware Transactional Memory for Many-Core Processors. 10th International Conference on Network and Parallel Computing (NPC), Sep 2013, Guiyang, China. pp.308-321, ⟨10.1007/978-3-642-40820-5_26⟩. ⟨hal-01513751⟩
26 View
61 Download



Gmail Facebook Twitter LinkedIn More