Benchmarking the Memory Hierarchy of Modern GPUs - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2014

Benchmarking the Memory Hierarchy of Modern GPUs

Xinxin Mei
  • Function : Author
  • PersonId : 994324
Kaiyong Zhao
  • Function : Author
  • PersonId : 994325
Chengjian Liu
  • Function : Author
  • PersonId : 994326
Xiaowen Chu
  • Function : Author
  • PersonId : 994327


Memory access efficiency is a key factor for fully exploiting the computational power of Graphics Processing Units (GPUs). However, many details of the GPU memory hierarchy are not released by the vendors. We propose a novel fine-grained benchmarking approach and apply it on two popular GPUs, namely Fermi and Kepler, to expose the previously unknown characteristics of their memory hierarchies. Specifically, we investigate the structures of different cache systems, such as data cache, texture cache, and the translation lookaside buffer (TLB). We also investigate the impact of bank conflict on shared memory access latency. Our benchmarking results offer a better understanding on the mysterious GPU memory hierarchy, which can help in the software optimization and the modelling of GPU architectures. Our source code and experimental results are publicly available.
Fichier principal
Vignette du fichier
978-3-662-44917-2_13_Chapter.pdf (716.95 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01403075 , version 1 (25-11-2016)





Xinxin Mei, Kaiyong Zhao, Chengjian Liu, Xiaowen Chu. Benchmarking the Memory Hierarchy of Modern GPUs. 11th IFIP International Conference on Network and Parallel Computing (NPC), Sep 2014, Ilan, Taiwan. pp.144-156, ⟨10.1007/978-3-662-44917-2_13⟩. ⟨hal-01403075⟩
61 View
132 Download



Gmail Facebook Twitter LinkedIn More