An Architecture for tolerating processor failures in shared-memory multiprocessors - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles IEEE Transactions on Computers Year : 1996

An Architecture for tolerating processor failures in shared-memory multiprocessors

Abstract

no abstract

Keywords

No file

Dates and versions

hal-01271108 , version 1 (08-02-2016)

Identifiers

  • HAL Id : hal-01271108 , version 1

Cite

Michel Banâtre, Alain Gefflaut, Philippe Joubert, Christine Morin, Pete Lee. An Architecture for tolerating processor failures in shared-memory multiprocessors. IEEE Transactions on Computers, 1996, 45 (10), pp.1101--1115. ⟨hal-01271108⟩
224 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More