An improved fault-tolerant routing algorithm for a Network-on-Chip derived with formal analysis - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Science of Computer Programming Year : 2016

An improved fault-tolerant routing algorithm for a Network-on-Chip derived with formal analysis

Abstract

A fault-tolerant routing algorithm in Network-on-Chip (NoC) architectures provides adaptivity for on-chip communications. Adding fault-tolerance adaptivity to a routing algorithm increases its design complexity and makes it prone to deadlock and other problems if improperly implemented. Formal verification techniques are needed to check the correctness of the design. This paper describes the discovery of a potential livelock problem through formal analysis on an extension of the link-fault tolerant NoC architecture introduced by Wu et al. In the process of eliminating this problem, an improved routing architecture is derived. The improvement simplifies the routing architecture, enabling successful verification using the CADP verification toolbox. The routing algorithm is proven to have several desirable properties including deadlock and livelock freedom, and tolerance to a single-link-fault.
Fichier principal
Vignette du fichier
scp_fmics2014.pdf (387.94 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

hal-01261234 , version 1 (25-01-2016)

Identifiers

Cite

Zhen Zhang, Wendelin Serwe, Jian Wu, Tomohiro Yoneda, Hao Zheng, et al.. An improved fault-tolerant routing algorithm for a Network-on-Chip derived with formal analysis. Science of Computer Programming, 2016, ⟨10.1016/j.scico.2016.01.002⟩. ⟨hal-01261234⟩
550 View
367 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More