State machine flattening, a mapping study and tools assessment - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2015

State machine flattening, a mapping study and tools assessment


State machine formalisms equipped with hierarchy and parallelism allow to compactly model complex system behaviours. Such models can then be transformed into executable code or inputs for model-based testing and verification techniques. Generated artifacts are mostly flat descriptions of system behaviour. Flattening is thus an essential step of these transformations. To assess the importance of flattening, we have defined and applied a systematic mapping process and 30 publications were finally selected. However, it appeared that flattening is rarely the sole focus of the publications and that care devoted to the description and validation of flattening techniques varies greatly. Preliminary assessment of associated tool support indicated limited tool availability and scalability on challenging models. We see this initial investigation as a first step towards generic flattening techniques and scal-able tool support, cornerstones of reliable model-based behavioural development.
Fichier principal
Vignette du fichier
1403.5398.pdf (436.21 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01242787 , version 1 (14-12-2015)



Xavier Devroey, Gilles Perrouin, Maxime Cordy, Pierre-Yves Schobbens, Patrick Heymans, et al.. State machine flattening, a mapping study and tools assessment. 8th IEEE International Conference on Software Testing, Verification and Validation, Apr 2015, Graz, Austria. ⟨10.1109/ICSTW.2015.7107408⟩. ⟨hal-01242787⟩
505 View
853 Download



Gmail Facebook X LinkedIn More