Fences in Weak Memory Models - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

Fences in Weak Memory Models


We present a class of relaxed memory models, defined in Coq, parameterised by the chosen permitted local reorderings of reads and writes, and the visibility of inter- and intra-processor communications through memory (e.g. store atomicity relaxation). We prove results on the required behaviour and placement of memory fences to restore a given model (such as Sequential Consistency) from a weaker one. Based on this class of models we develop a tool, diy, that systematically and automatically generates and runs litmus tests to determine properties of processor implementations. We detail the results of our experiments on Power and the model we base on them. This work identified a rare implementation error in Power 5 memory barriers (for which IBM is providing a workaround); our results also suggest that Power 6 does not suffer from this problem.

Dates and versions

hal-01100859 , version 1 (07-01-2015)



Jade Alglave, Luc Maranget, Susmit Sarkar, Peter Sewell. Fences in Weak Memory Models. CAV'10, Computer Aided Verification - 22nd International Conference, Jul 2010, Edinburgh, United Kingdom. ⟨10.1007/978-3-642-14295-6_25⟩. ⟨hal-01100859⟩
59 View
0 Download



Gmail Facebook X LinkedIn More