CHAMELEON: CHANNEL Efficient Optical Network-on-Chip - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2014

CHAMELEON: CHANNEL Efficient Optical Network-on-Chip


The next generation of MPSoC points to the integration of thousands of IP cores, requiring high performance interconnect for high throughput communications. Optical on-chip interconnect enables significantly increased bandwidth and decreased latency in MPSoC. However, the interface between electrical and photonic devices implies strong layout constraints that may impact the system performance and scalability. In this paper, we propose a novel optical interconnect named CHAMELEON. The interface simplifies the layout and allows the bandwidth between IP cores to be adapted according to the communication requirements. Compared to related networks, CHAMELEON demonstrates improved scalability and flexibility at the cost of minor increase in power consumption.
Fichier principal
Vignette du fichier
DATE-2014.pdf (263.75 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01075358 , version 1 (17-10-2014)



Sébastien Le Beux, Hui Li, Ian O'Connor, Kazem Cheshmi, Xuchen Liu, et al.. CHAMELEON: CHANNEL Efficient Optical Network-on-Chip. IEEE International Conference on Design Automation and Test in Europe (DATE), Mar 2014, Dresden, Germany. ⟨10.7873/DATE.2014.317⟩. ⟨hal-01075358⟩
256 View
492 Download



Gmail Facebook Twitter LinkedIn More