Fast Instruction Memory Hierarchy Power Exploration for Embedded Systems - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

Fast Instruction Memory Hierarchy Power Exploration for Embedded Systems


A typical instruction memory design exploration process using simulation tools for various cache parameters is a rather time-consuming process, even for low complexity applications. In order to design a power efficient memory hierarchy of an embedded system, a huge number of system simulations are needed for all the different instruction memory hierarchies, because many cache memory parameters should be explored. Exhaustive search of design space using simulation is too slow procedure and needs hundreds of simulations to find the optimal cache configuration. This chapter provides fast and accurate estimates of a multi-level instruction memory hierarchy. Using a detail methodology for estimating the number of instruction cache misses of the instruction cache levels and power models; we estimate within a reasonable time the power consumption among these hierarchies. In order to automate the estimation procedure, a novel software tool named FICA implements the proposed methodology, which automatically estimates the total energy in instruction memory hierarchy and reports the optimal one.
Fichier principal
Vignette du fichier
03130271.pdf (256 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01054275 , version 1 (05-08-2014)





Nikolaos Kroupis, Dimitrios Soudris. Fast Instruction Memory Hierarchy Power Exploration for Embedded Systems. 19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.251-270, ⟨10.1007/978-3-642-12267-5_14⟩. ⟨hal-01054275⟩
101 View
156 Download



Gmail Facebook Twitter LinkedIn More