TERAFLUX: Harnessing dataflow in next generation teradevices - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Microprocessors and Microsystems: Embedded Hardware Design Year : 2014

TERAFLUX: Harnessing dataflow in next generation teradevices

François Bodin
  • Function : Author
  • PersonId : 950104
Albert Cohen
Sylvain Girbal
  • Function : Author
Feng Li
Sebastian Weis

Abstract

The improvements in semiconductor technologies are gradually enabling extreme-scale systems such as teradevices (i.e., chips composed by 1000 billion of transistors), most likely by 2020. Three major challenges have been identified: programmability, manageable architecture design, and reliability. TERAFLUX is a Future and Emerging Technology (FET) large-scale project funded by the European Union, which addresses such challenges at once by leveraging the dataflow principles. This paper presents an overview of the research carried out by the TERAFLUX partners and some preliminary results. Our platform comprises 1000+ general purpose cores per chip in order to properly explore the above challenges. An architectural template has been proposed and applications have been ported to the platform. Programming models, compilation tools, and reliability techniques have been developed. The evaluation is carried out by leveraging on modifications of the HP-Labs COTSon simulator.
No file

Dates and versions

hal-00992721 , version 1 (19-05-2014)

Identifiers

Cite

Roberto Giorgi, Rosa M. Badia, François Bodin, Albert Cohen, Paraskevas Evripidou, et al.. TERAFLUX: Harnessing dataflow in next generation teradevices. Microprocessors and Microsystems: Embedded Hardware Design , 2014, 38 (8), pp. 976-990. ⟨10.1016/j.micpro.2014.04.001⟩. ⟨hal-00992721⟩
380 View
0 Download

Altmetric

Share

Gmail Facebook X LinkedIn More