Mathematical Programming Models for Scheduling in a CPU/FPGA Architecture with Communication Delay - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2013

Mathematical Programming Models for Scheduling in a CPU/FPGA Architecture with Communication Delay

Abstract

This paper deals with the mathematical modelling of a scheduling problem in a heterogeneous CPU/FPGA architecture with communication delay in order to minimize the makespan, Cmax. This study was motivated by the quality of the available solvers for Mixed Integer Program. The proposed model includes the communication delay constraints in a general form in a heterogeneous case depending at the same time on tasks and computing units. These constraints are linearized without adding any extra variables and the obtained linear model is reduced to make its solving with Cplex 12.5x faster. Computational results show that the proposed model is promising. For an average sized problem up to 50 tasks and 5 computing units the solving time under Cplex is about few seconds.
No file

Dates and versions

hal-00922014 , version 1 (23-12-2013)

Identifiers

  • HAL Id : hal-00922014 , version 1

Cite

Abdessamad Ait El Cadi, Rabie Ben Atitallah, Abdelhakim Artiba. Mathematical Programming Models for Scheduling in a CPU/FPGA Architecture with Communication Delay. IESM'2013 - International Conference on Industrial Engineering and Systems Management - 2013, Oct 2013, Rabat, Morocco. ⟨hal-00922014⟩
217 View
8 Download

Share

Gmail Facebook X LinkedIn More