Runtime dependency analysis for loop pipelining in High-Level Synthesis - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2013

Runtime dependency analysis for loop pipelining in High-Level Synthesis

Abstract

Research on High-Level Synthesis has mainly focused on applications with statically determinable characteristics and current tools often perform poorly in presence of data-dependent memory accesses. The reason is that they rely on conservative static scheduling strategies, which lead to inefficient implementations. In this work, we propose to address this issue by leveraging well-known techniques used in superscalar processors to perform runtime memory disambiguation. Our approach, implemented as a source-to-source transformation at the C level, demonstrates significant performance improvements for a moderate increase in area while retaining portability among HLS tools.
No file

Dates and versions

hal-00921416 , version 1 (20-12-2013)

Identifiers

  • HAL Id : hal-00921416 , version 1

Cite

Mythri Alle, Antoine Morvan, Steven Derrien. Runtime dependency analysis for loop pipelining in High-Level Synthesis. 50th Design Automation Conference (DAC),, May 2013, Austin, United States. ⟨hal-00921416⟩
234 View
0 Download

Share

Gmail Facebook X LinkedIn More