Formal Analysis of the ACE Specification for Cache Coherent Systems-on-Chip - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2013

Formal Analysis of the ACE Specification for Cache Coherent Systems-on-Chip

Abstract

System-on-Chip (SoC) architectures integrate now many different components, such as processors, accelerators, memory, and I/O blocks, some but not all of which may have caches. Because the validation effort with simulation-based validation techniques, as currently used in industry, grows exponentially with the complexity of the SoC, we investigate in this paper the use of formal verification techniques. More precisely, we use the CADP toolbox to develop and validate a generic formal model of an SoC compliant with the recent ACE specification proposed by ARM to implement system-level coherency.
Fichier principal
Vignette du fichier
FMICS_2013_final.pdf (182.89 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

hal-00858521 , version 1 (10-09-2013)

Identifiers

  • HAL Id : hal-00858521 , version 1

Cite

Abderahman Kriouile, Wendelin Serwe. Formal Analysis of the ACE Specification for Cache Coherent Systems-on-Chip. FMICS - 18th International Workshop on Formal Methods for Industrial Critical Systems, ERCIM Working Group on Formal Methods for Industrial Critical Systems (FMICS), Sep 2013, Madrid, Spain. pp.108-122. ⟨hal-00858521⟩
508 View
1830 Download

Share

Gmail Mastodon Facebook X LinkedIn More