Tiling on systems with communication/computation overlap - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Concurrency Year : 1999

Tiling on systems with communication/computation overlap

Abstract

In the framework of fully permutable loops, tiling is a compiler technique (also known as 'loop blocking') that has been extensively studied as a source-to-source program transformation. Little work has been devoted to the mapping and scheduling of the tiles on to physical parallel processors. We present several new results in the context of limited computational resources and assuming communication-computation overlap. In particular, under some reasonable assumptions, we derive the optimal mapping and scheduling of tiles to physical processors.
No file

Dates and versions

hal-00856657 , version 1 (02-09-2013)

Identifiers

  • HAL Id : hal-00856657 , version 1

Cite

Pierre-Yves Calland, Jack Dongarra, Yves Robert. Tiling on systems with communication/computation overlap. Concurrency, 1999, 11 (3), pp.139-153. ⟨hal-00856657⟩
80 View
0 Download

Share

Gmail Facebook X LinkedIn More