Towards SMV model checking of signal (multi-clocked) specifications - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2009

Towards SMV model checking of signal (multi-clocked) specifications

Abstract

Signal is a high-level data-flow specification language that equally allows multi-clocked descriptions as well as single-clocked ones. It has a formal semantics and is supported by several formal tools for simulation and static validation. This generality renders it useful for various specification, simulation, and verification tasks in embedded system design. SMV, in turn, is a language and model checker where synchronous models are single-clocked by definition. Roughly, we use standard techniques to describe clocks by Boolean variables, with the advantage that the number of such variables is kept to a minimum through a static analysis provided by the Signal compiler. In particular, we propose a translation from possibly multi-clocked Signal specifications into SMV specifications for their corresponding verification by model checking.

Domains

Other [cs.OH]
No file

Dates and versions

hal-00788406 , version 1 (14-02-2013)

Identifiers

  • HAL Id : hal-00788406 , version 1

Cite

Julio C. Peralta, Thierry Gautier. Towards SMV model checking of signal (multi-clocked) specifications. Ninth International Workshop on Automated Verification of Critical Systems, Sep 2009, Swansea, United Kingdom. ⟨hal-00788406⟩
74 View
0 Download

Share

Gmail Facebook X LinkedIn More