Formal Analysis of a Hardware Dynamic Task Dispatcher with CADP - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Science of Computer Programming Year : 2014

Formal Analysis of a Hardware Dynamic Task Dispatcher with CADP

Abstract

The complexity of multiprocessor architectures for mobile multimedia applications renders their validation challenging. In addition, to provide the necessary flexibility, a part of the functionality is realized by software. Thus, a formal model has to take into account both hardware and software. In this article we report on the use of the CADP toolbox for the formal modeling and analysis of the DTD (Dynamic Task Dispatcher), a complex hardware block of an industrial hardware architecture developed by STMicroelectronics. The formal LNT model developed by an industry engineer was appropriate to discuss implementation details with the architect and enabled model-checking temporal properties expressed in MCL, which discovered a possible problem. We investigated the existence of the problem in the architect's C++ model using co-simulation of the C++ and the formal LNT models.
Fichier principal
Vignette du fichier
main.pdf (318.95 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

hal-00782069 , version 1 (29-01-2013)

Identifiers

Cite

Etienne Lantreibecq, Wendelin Serwe. Formal Analysis of a Hardware Dynamic Task Dispatcher with CADP. Science of Computer Programming, 2014, 80, pp.130-149. ⟨10.1016/j.scico.2013.01.003⟩. ⟨hal-00782069⟩
194 View
216 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More