Transformation of SysML structure diagrams to VHDL-AMS - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2012

Transformation of SysML structure diagrams to VHDL-AMS


In this paper, we propose an approach to translate the Sys ML language to VHDL-AMS code. This approach is the first step to the generation of the VHDL-AMS code from the structural diagrams Sys ML. In this step, we address the Block Definition Diagram and the Internal Block Diagram. The translation uses Model Driven Engineer (MDE) methods as the transformation of model to another model (M2M) with ATL Atlas Transformation Language and the code generation from models (M2T) using Xpand. We provide the translation rules between the two elements. Implementation and methodology are illustrated on a micro-system case study: the Smart surface system.
No file

Dates and versions

hal-00762089 , version 1 (06-12-2012)



Jean-Marie Gauthier, Fabrice Bouquet, Ahmed Hammad, Fabien Peureux. Transformation of SysML structure diagrams to VHDL-AMS. dMEMS - 2nd Workshop on design, control and software implementation for distributed MEMS - 2012, Apr 2012, Besançon, France. pp.74-81, ⟨10.1109/dMEMS.2012.12⟩. ⟨hal-00762089⟩
254 View
0 Download



Gmail Facebook X LinkedIn More