Optimizing Remote Accesses for Offloaded Kernels: Application to High-Level Synthesis for FPGA - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2012

Optimizing Remote Accesses for Offloaded Kernels: Application to High-Level Synthesis for FPGA

Abstract

In the context of the high-level synthesis (HLS) of regular kernels offloaded to FPGA and communicating with an external DDR memory, we show how to automatically generate adequate communicating processes for optimizing the transfer of remote data. This requires a generalized form of communication coalescing where data can be transferred from the external memory even when this memory is not fully up-to-date. Experiments with Altera HLS tools demonstrate that this automatization, based on advanced polyhedral code analysis and code generation techniques, can be used to efficiently map C kernels to FPGA, by generating, entirely at C level, all the necessary glue (the communication processes), which is compiled with the same HLS tool as for the computation kernel.
No file

Dates and versions

hal-00761473 , version 1 (05-12-2012)

Identifiers

Cite

Christophe Alias, Alain Darte, Alexandru Plesco. Optimizing Remote Accesses for Offloaded Kernels: Application to High-Level Synthesis for FPGA. 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP'12), Feb 2012, New Orleans, United States. pp.285--286, ⟨10.1145/2145816.2145856⟩. ⟨hal-00761473⟩
108 View
0 Download

Altmetric

Share

Gmail Facebook X LinkedIn More