CLASSY: a clock analysis system for rapid prototyping of embedded applications on MPSoCs - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2012

CLASSY: a clock analysis system for rapid prototyping of embedded applications on MPSoCs

Abstract

This paper presents an abstract multi-clock oriented reasoning for the rapid prototyping of embedded applications executed on multiprocessor systems-on-chip (MPSoCs). The scheduling of applications on execution platforms composed of processors operating at various frequencies is described and analyzed with clocks. As in the static scheduling of synchronous dataflows (SDFs), requirements for admissible schedules are investigated, which come not only from expected application behavior, but also from execution platform. An algorithm is proposed to construct admissible schedules respecting identified requirements. It is then adapted to synthesize admissible schedules for adaptive system behaviors. The modeling, analysis and algorithms presented in this paper have been implemented in a prototype tool named CLASSY (standing for CLock AnalySis SYstem).
No file

Dates and versions

hal-00758194 , version 1 (28-11-2012)

Identifiers

Cite

Xin An, Sarra Boumedien, Abdoulaye Gamatié, Eric Rutten. CLASSY: a clock analysis system for rapid prototyping of embedded applications on MPSoCs. Proceedings of the 15th International Workshop on Software and Compilers for Embedded Systems, May 2012, St. Goar, Germany. pp.3--12, ⟨10.1145/2236576.2236577⟩. ⟨hal-00758194⟩
165 View
0 Download

Altmetric

Share

Gmail Facebook X LinkedIn More