Co-Designed Cache Coherency Architecture for Embedded Multicore Systems - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2011

Co-Designed Cache Coherency Architecture for Embedded Multicore Systems

Abstract

One of the key challenges in chip multi-processing is to provide a programming model that manages cache coherency in a transparent and efficient way. A large number of applications designed for embedded systems are known to read and write data following memory access patterns. Memory access patterns can be used to optimize cache consistency by prefetching data and reducing the number of memory transactions. In this paper, we present the round-robin method applied to baseline coherency protocol and initial analysis of one hybrid protocol that performs speculative requests when access patterns are detected. We also propose to manage patterns through a dedicated hardware component attached to each core of the processor.
Fichier principal
Vignette du fichier
IPSoC2011_marandola_cudennec.pdf (341.48 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

hal-00712127 , version 1 (26-06-2012)

Identifiers

  • HAL Id : hal-00712127 , version 1

Cite

Jussara Marandola, Loïc Cudennec. Co-Designed Cache Coherency Architecture for Embedded Multicore Systems. IP-Embedded System Conference and Exhibition, Dec 2011, Grenoble, France. ⟨hal-00712127⟩
119 View
134 Download

Share

Gmail Mastodon Facebook X LinkedIn More