Simultaneous floating-point sine and cosine for VLIW integer processors - Inria - Institut national de recherche en sciences et technologies du numérique
Communication Dans Un Congrès Année : 2012

Simultaneous floating-point sine and cosine for VLIW integer processors

Résumé

Graphics and signal processing applications often require that sines and cosines be evaluated at a same floating-point argument, and in such cases a very fast computation of the pair of values is desirable. This paper studies how 32-bit VLIW integer architectures can be exploited in order to perform this task accurately for IEEE single precision. We describe software implementations for sinf, cosf, and sincosf over [-pi/4,pi/4] that have a proven 1-ulp accuracy and whose latency on STMicroelectronics' ST231 VLIW integer processor is 19, 18, and 19 cycles, respectively. Such performances are obtained by introducing a novel algorithm for simultaneous sine and cosine that combines univariate and bivariate polynomial evaluation schemes.
Fichier principal
Vignette du fichier
Jeannerod-JourdanLu.pdf (170.44 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00672327 , version 1 (21-02-2012)

Identifiants

  • HAL Id : hal-00672327 , version 1

Citer

Claude-Pierre Jeannerod, Jingyan Jourdan-Lu. Simultaneous floating-point sine and cosine for VLIW integer processors. 23rd IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP 2012), Jul 2012, Delft, Netherlands. pp.69-76. ⟨hal-00672327⟩
572 Consultations
648 Téléchargements

Partager

More