Performance modeling for power consumption reduction on SCC - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2011

Performance modeling for power consumption reduction on SCC


As power is becoming one of the biggest challenge in high performance computing, we are proposing a performance model on the Single-chip Cloud Computer in order to predict both power consumption and runtime of regular codes. This model takes into account the frequency at which the cores of the SCC chip operate. Thus, we can predict the execution time and power needed to run the code for each available frequency. This allows to choose the best frequency to optimize several metrics such as power efficiency or minimizing power consumption, based on the needs of the application. Our model only needs some parameters that are code dependent. These parameters can be found through static code analysis. We validated our model by showing that it can predict performance and find the optimal frequency divisor to optimize energy efficiency on several dense linear algebra codes.
Fichier principal
Vignette du fichier
Performance_modeling_for_power_consumption_reduction_on_SCC_-_INIRA_Putigny_Goglin_Barthou.pdf (115.64 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-00649635 , version 1 (01-03-2013)


  • HAL Id : hal-00649635 , version 1


Bertrand Putigny, Brice Goglin, Denis Barthou. Performance modeling for power consumption reduction on SCC. 4th Many-core Applications Research Community (MARC) Symposium, Dec 2011, Potsdam, Germany. ⟨hal-00649635⟩
231 View
141 Download


Gmail Facebook Twitter LinkedIn More