Reconfigurable arithmetic for HPC - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Book Sections Year : 2013

Reconfigurable arithmetic for HPC


An often overlooked way to increase the efficiency of HPC on FPGA is to tailor, as tightly as possible, the arithmetic to the application. An ideally efficient implementation would, for each of its operations, toggle and transmit just the number of bits required by the application at this point. Conventional microprocessors, with their word-level granularity and fixed memory hierarchy, keep us away from this ideal. FPGAs, with their bit-level granularity, have the potential to get much closer. Therefore, reconfigurable computing should systematically investigate, in an application-specific way, non-standard precisions, but also non-standard number systems and non-standard arithmetic operations. The purpose of this chapter is to review these opportunities.
Fichier principal
Vignette du fichier
2012-Arith4HPC-chapter.pdf (262.93 Ko) Télécharger le fichier
Origin : Publisher files allowed on an open archive

Dates and versions

ensl-00758377 , version 1 (28-11-2012)


  • HAL Id : ensl-00758377 , version 1


Florent de Dinechin, Bogdan Pasca. Reconfigurable arithmetic for HPC. Wim Vanderbauwhede and Khaled Benkrid. High-Performance Computing using FPGAs, Springer, 2013. ⟨ensl-00758377⟩
133 View
369 Download


Gmail Facebook X LinkedIn More