Design Space Exploration for Efficient Data Intensive Computing on SoCs - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Book Sections Year : 2011

Design Space Exploration for Efficient Data Intensive Computing on SoCs

Abstract

Finding efficient implementations of data intensive applications, such as radar/sonar signal and image processing, on a system-on-chip is a very challenging problem due to increasing complexity and performance requirements of such applications. One major issue is the optimization of data transfer and storage microarchitecture, which is crucial in this context. In this chapter, we propose a comprehensive method to explore the mapping of high-level representations of applications into a customizable hardware accelerator. The high-level representation is given in a language named Array-OL. The customizable architecture uses FIFO queues and a double buffering mechanism to mask the latency of data transfers and external memory access. The mapping of a high-level representation onto a given architecture is achieved by applying loop transformations in Array-OL. A method based on integer partition is used to reduce the space of explored solutions. Our proposition aims at facilitating the inference of adequate hardware realizations for data intensive applications. It is illustrated on a case study consisting in implementing a hydrophone monitoring application.
No file

Dates and versions

inria-00637012 , version 1 (28-10-2011)

Identifiers

  • HAL Id : inria-00637012 , version 1

Cite

Rosilde Corvino, Abdoulaye Gamatié, Pierre Boulet. Design Space Exploration for Efficient Data Intensive Computing on SoCs. Borko Furht and Armando Escalante. Handbook of Data Intensive Computing, Springer, 2011. ⟨inria-00637012⟩
79 View
0 Download

Share

Gmail Facebook X LinkedIn More