High Level Design of adaptive distributed controller for Partial Dynamic reconfiguration in FPGA - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2011

High Level Design of adaptive distributed controller for Partial Dynamic reconfiguration in FPGA

Abstract

Controlling dynamic and partial reconfigurations becomes one of the most important key issues in modern embedded systems design. In fact, in such systems, the reconfiguration controller can significantly affect the system performances. Indeed, the controller has to handle efficiently three major tasks during runtime: observation (monitoring), taking reconfiguration decisions and notify decisions to the rest of the system in order to realize it. We present in this paper a novel high level approach permitting to model, using MARTE UML profile, modular and flexible distributed controllers for dynamic reconfiguration management. This approach permits components/ models reuse and allows systematic code generation. It consequently makes reconfigurable systems design less tedious and reduces time to market.
Fichier principal
Vignette du fichier
dasip2.pdf (1.3 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

inria-00609122 , version 1 (18-07-2011)

Identifiers

  • HAL Id : inria-00609122 , version 1

Cite

Sana Cherif, Chiraz Trabelsi, Samy Meftali, Jean-Luc Dekeyser. High Level Design of adaptive distributed controller for Partial Dynamic reconfiguration in FPGA. Proceeding of Design and Architectures for Signal and Image Processing, DASIP 2011, Nov 2011, Tampere, Finland. ⟨inria-00609122⟩
224 View
276 Download

Share

Gmail Facebook X LinkedIn More