Modeling Networks-on-Chip at System Level with the MARTE UML profile - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2011

Modeling Networks-on-Chip at System Level with the MARTE UML profile

Abstract

The study of Networks on Chips (NoCs) is a research field that primarily addresses the global communication in Systems-on-Chip (SoCs). The selected topology and the routing algorithm play a prime role in the performance of NoC architectures. In order to handle the design complexity and meet the tight time-to-market constraints, it is important to automate most of these NoC design phases. The extension of the UML language called UML profile for MARTE (Modeling and Analysis of Real-Time and Embedded systems) specifies some concepts for model-based design and analysis of real time and embedded systems. This paper presents a MARTE based methodology for modeling concepts of NoC based architectures. It aims at improving the effectiveness of the MARTE standard by clarifying some notations and extending some definitions in the standard, in order to be able to model complex architectures like NoCs.
Fichier principal
Vignette du fichier
ElhajiBouletDekeyser.pdf (471.51 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

inria-00569077 , version 1 (24-02-2011)

Identifiers

  • HAL Id : inria-00569077 , version 1

Cite

Majdi Elhaji, Pierre Boulet, Rached Tourki, Abdelkrim Zitouni, Jean-Luc Dekeyser, et al.. Modeling Networks-on-Chip at System Level with the MARTE UML profile. M-BED'2011, Mar 2011, Grenoble, France. ⟨inria-00569077⟩
176 View
604 Download

Share

Gmail Facebook X LinkedIn More