Validating register allocation and spilling - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

Validating register allocation and spilling


Following the translation validation approach to high-assurance compilation, we describe a new algorithm for validating a posteriori the results of a run of register allocation. The algorithm is based on backward dataflow inference of equations between variables, registers and stack locations, and can cope with sophisticated forms of spilling and live range splitting, as well as many forms of architectural irregularities such as overlapping registers. The soundness of the algorithm was mechanically proved using the Coq proof assistant.
Fichier principal
Vignette du fichier
validation-regalloc.pdf (172.01 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00529841 , version 1 (28-10-2010)



Silvain Rideau, Xavier Leroy. Validating register allocation and spilling. Compiler Construction 2010, Mar 2010, Paphos, Cyprus. pp.224-243, ⟨10.1007/978-3-642-11970-5_13⟩. ⟨inria-00529841⟩
341 View
264 Download



Gmail Facebook X LinkedIn More