Correct and Energy-Efficient Design of SoCs: the H.264 Encoder Case Study - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

Correct and Energy-Efficient Design of SoCs: the H.264 Encoder Case Study

Abstract

This paper presents the design and analysis of a multimedia system-on-chip consisting of the H.264 encoder implemented on a multiprocessor architecture. A model-driven approach is adopted by using the standard MARTE profile of UML. An abstract clock analysis is applied to deal with the correctness of the system temporal properties and to find the most suitable execution platform configurations regarding the energy consumption. We claim that our approach allows for an early design space exploration, which is crucial when implementing modern complex systems.
No file

Dates and versions

inria-00522792 , version 1 (01-10-2010)

Identifiers

  • HAL Id : inria-00522792 , version 1

Cite

Adolf Abdallah, Abdoulaye Gamatié, Jean-Luc Dekeyser. Correct and Energy-Efficient Design of SoCs: the H.264 Encoder Case Study. International Symposium on System-on-Chip (SoC'2010), Sep 2010, Tampere, Finland. ⟨inria-00522792⟩
81 View
0 Download

Share

Gmail Facebook X LinkedIn More