Computation vs. Memory Systems: Pinning Down Accelerator Bottlenecks - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

Computation vs. Memory Systems: Pinning Down Accelerator Bottlenecks

Marta Kim
  • Function : Author
  • PersonId : 872193


The world needs special-purpose accelerators to meet future constraints on computation and power consumption. Choosing appropriate accelerator architectures is a key challenge. In this work, we present a pintool designed to help evaluate the potential benefit of accelerating a particular function. Our tool gathers cross-procedural data usage patterns, including implicit dependencies not captured by arguments and return values. We then use this data to characterize the limits of hardware procedural acceleration imposed by on-chip communication and storage systems. Through an understanding the bottlenecks in future accelerator-based systems we will focus future research on the most performance-critical regions of the design. Accelerator designers will also find our tool useful for selecting which regions of their application to accelerate.
Fichier principal
Vignette du fichier
Kim-Edwards-Accelerators.pdf (192.68 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00492929 , version 1 (17-06-2010)


  • HAL Id : inria-00492929 , version 1


Marta Kim, Stephen A. Edwards. Computation vs. Memory Systems: Pinning Down Accelerator Bottlenecks. AMAS-BT - 3rd Workshop on Architectural and Microarchitectural Support for Binary Translation, Jun 2010, Saint Malo, France. ⟨inria-00492929⟩
40 View
88 Download


Gmail Facebook X LinkedIn More