Spatio-temporal Coding to Improve Speed and Noise Tolerance of On-chip Interconnect - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Microelectronics Journal Year : 2010

Spatio-temporal Coding to Improve Speed and Noise Tolerance of On-chip Interconnect

Abstract

This paper introduces a new coding scheme that simultaneously tackles different design issues of interconnections such as noise, crosstalk and power consumption. The scheme is based on temporal skewing between data words on even and odd lines of an interconnection link, and its hardware implementation is simple and area-efficient. The proposed scheme permits to double the bandwidth of the interconnect while improving its noise tolerance. This is achieved through the simultaneous use of two error detecting techniques: temporal redundancy and parity. Improved noise tolerance property provided by our design enables to decrease the power supply voltage and hence to reduce power consumption of the interconnect.

Dates and versions

inria-00438322 , version 1 (03-12-2009)

Identifiers

Cite

Sébastien Pillement, Jm. Philippe, Olivier Sentieys. Spatio-temporal Coding to Improve Speed and Noise Tolerance of On-chip Interconnect. Microelectronics Journal, 2010, ⟨10.1016/j.mejo.2009.11.001⟩. ⟨inria-00438322⟩
372 View
0 Download

Altmetric

Share

Gmail Facebook X LinkedIn More