High-Level Synthesis-Based On-board Payload Data Processing considering the Roofline Model - Inria - Institut national de recherche en sciences et technologies du numérique
Conference Papers Year : 2023

High-Level Synthesis-Based On-board Payload Data Processing considering the Roofline Model

Abstract

On-board payload data processing can be performed by developing space-qualified heterogeneous Multiprocessor Systemon-Chips (MPSoCs). We present key compute-intensive payload algorithms, based on a survey with space science researchers, including the two-dimensional Fast Fourier Transform (2-D FFT). Also, we propose to perform design space exploration by combining the roofline performance model with High-Level Synthesis (HLS) for hardware accelerator architecture design. The roofline model visualizes the limits of a given architecture regarding Input/Output (I/O) bandwidth and computational performance, along with the achieved performance for different implementations. HLS is an interesting option in developing FPGA-based onboard processing applications for payload teams that need to adjust architecture specifications through design reviews and have limited expertise in Hardware Description Languages (HDLs). In this paper, we focus on an FPGA-based MPSoC thanks to recently released radiation-hardened heterogeneous embedded platforms.
Fichier principal
Vignette du fichier
EDHPC_v_HAL.pdf (426.44 Ko) Télécharger le fichier
Origin Files produced by the author(s)

Dates and versions

hal-04294305 , version 1 (19-11-2023)

Licence

Identifiers

Cite

Seungah Lee, Ruben Salvador, Angeliki Kritikakou, Olivier Sentieys, Julien Galizzi, et al.. High-Level Synthesis-Based On-board Payload Data Processing considering the Roofline Model. EDHPC 2023 - European Data Handling & Data Processing Conference, European Space Agency (ESA), Oct 2023, Juan-Les-Pins, France. pp.1-7, ⟨10.23919/EDHPC59100.2023.10396136⟩. ⟨hal-04294305⟩
102 View
89 Download

Altmetric

Share

More