Towards Probabilistic Timing Analysis for SDFGs on Tile Based Heterogeneous MPSoCs - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2020

Towards Probabilistic Timing Analysis for SDFGs on Tile Based Heterogeneous MPSoCs

Abstract

Abstract—Performance and timing prediction of complex parallel data flow applications on multi-core systems is still a very difficult discipline. The reason for it comes from the complexity of the hardware platforms with difficult or hard to predict timing properties and the rising complexity of the software itself. In this work, we are proposing the combination of timing measurement and statistical simulation models for probabilistic timing and performance prediction of Synchronous Data Flow (SDF) applications on tile-based MPSoCs. We compare our work against mathematical and traditional simulation based performance prediction models. We have shown that the accuracy and execution time of our simulation can be suitable for design space exploration.

Domains

Electronics Other
Fichier principal
Vignette du fichier
2020_ERTS_conf_(Stemmer)_HAL.pdf (426.41 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-02305048 , version 1 (17-01-2020)

Identifiers

  • HAL Id : hal-02305048 , version 1

Cite

Ralf Stemmer, Hai-Dang Vu, Kim Grüttner, Sébastien Le Nours, Wolfgang Nebel, et al.. Towards Probabilistic Timing Analysis for SDFGs on Tile Based Heterogeneous MPSoCs. 10th European Congress on Embedded Real Time Software and Systems (ERTS 2020), Jan 2020, Toulouse, France. #paper 59. ⟨hal-02305048⟩
667 View
98 Download

Share

Gmail Facebook X LinkedIn More