A Static Analysis for the Minimization of Voters in Fault-Tolerant Circuits - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Leibniz Transactions on Embedded Systems Year : 2018

A Static Analysis for the Minimization of Voters in Fault-Tolerant Circuits

No file

Dates and versions

hal-02065630 , version 1 (12-03-2019)

Identifiers

Cite

Dmitry Burlyaev, Pascal Fradet, Alain Girault. A Static Analysis for the Minimization of Voters in Fault-Tolerant Circuits. Leibniz Transactions on Embedded Systems, 2018, 5 (1), pp.1-26. ⟨10.4230/LITES-v005-i001-a004⟩. ⟨hal-02065630⟩
26 View
0 Download

Altmetric

Share

Gmail Facebook X LinkedIn More