Minimizing Test Frequencies for Linear Analog Circuits: New Models and Efficient Solution Methods - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2015

Minimizing Test Frequencies for Linear Analog Circuits: New Models and Efficient Solution Methods

Résumé

This work presents new approaches to minimize the number of test frequencies for linear analog circuits. The cases of single and multiple fault detection regions for multiple test measures are considered. We first address the case when the injected faults have a single detection region in the frequency band. We show that the problem can be formulated as a set covering problem with a matrix having the consecutive-ones property for which the network simplex algorithm turns out to be very efficient. A second approach consists in modeling the problem by means of an interval graph, leading to its solution with a specific polynomial-time algorithm. A case-study of a biquadratic filter is presented for illustration purposes. Numerical simulations demonstrate that the two different approaches solve the optimization problem very fast. Finally, the optimization problems arising from multiple detection regions are modeled and solution approaches are discussed.
Fichier principal
Vignette du fichier
367527_1_En_9_Chapter.pdf (368.94 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01380305 , version 1 (12-10-2016)

Licence

Paternité

Identifiants

Citer

Mohand Bentobache, Ahcène Bounceur, Reinhardt Euler, Salvador Mir, Yann Kieffer. Minimizing Test Frequencies for Linear Analog Circuits: New Models and Efficient Solution Methods. 21th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2013, Istanbul, Turkey. pp.188-207, ⟨10.1007/978-3-319-23799-2_9⟩. ⟨hal-01380305⟩
245 Consultations
117 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More