Multi-Resolution Meshes for Feature-Aware Hardware Tessellation - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Computer Graphics Forum Year : 2016

Multi-Resolution Meshes for Feature-Aware Hardware Tessellation

Abstract

Hardware tessellation is de facto the preferred mechanism to adaptively control mesh resolution with maximal performances. However, owing to its fixed and uniform pattern, leveraging tessellation for feature-aware LOD rendering remains a challenging problem. We relax this fundamental constraint by introducing a new spatial and temporal blending mechanism of tessellation levels, which is built on top of a novel hierarchical representation of multi-resolution meshes. This mechanism allows to finely control topological changes so that vertices can be removed or added at the most appropriate location to preserve geometric features in a continuous and artifact-free manner. We then show how to extend edge-collapse based decimation methods to build feature-aware multi-resolution meshes that match the tessellation patterns. Our approach is fully compatible with current hardware tessellators and only adds a small overhead on memory consumption and tessellation cost.
Fichier principal
Vignette du fichier
MultiResMeshes4HWTess_EG2016.pdf (15.52 Mo) Télécharger le fichier
slide_eg2016.pdf (8.51 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Format : Presentation
Origin : Files produced by the author(s)

Dates and versions

hal-01266179 , version 1 (23-05-2016)

Licence

Attribution

Identifiers

  • HAL Id : hal-01266179 , version 1

Cite

Thibaud Lambert, Pierre Bénard, Gael Guennebaud. Multi-Resolution Meshes for Feature-Aware Hardware Tessellation. Computer Graphics Forum, 2016. ⟨hal-01266179⟩
641 View
657 Download

Share

Gmail Facebook X LinkedIn More