Correctness Issues on MARTE/CCSL constraints - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Science of Computer Programming Year : 2015

Correctness Issues on MARTE/CCSL constraints


The UML Profile for Modeling and Analysis of Real-Time and Embedded systems promises a general modeling framework to design and analyze systems. Lots of works have been published on the modeling capabilities offered by MARTE, much less on available verification techniques. The Clock Constraint Specification Language (CCSL), first introduced as a companion language for MARTE, was devised to offer a formal support to conduct causal and temporal analysis on MARTE models. This work relies on a state-based semantics for CCSL to establish correctness properties on MARTE/CCSL specifications. We propose and compare two different techniques to build the state-space of a specification. One is an extension of some previous work and is based on extended finite state machines. It relies on integer linear programming to solve the constraints and reduce the state-space. The other one is based on an intentional representation and uses pure Boolean abstractions but offers no guarantee to terminate when the specification is not safe. The approach is illustrated on one simple example where the architecture plays an important role. We describe a process where the logical description of the application is progressively refined to take into account the execution platform through allocation.
Fichier principal
Vignette du fichier
scico.pdf (644.79 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01257978 , version 1 (19-01-2016)



Frédéric Mallet, Robert de Simone. Correctness Issues on MARTE/CCSL constraints. Science of Computer Programming, 2015, 106, pp.78-92. ⟨10.1016/j.scico.2015.03.001⟩. ⟨hal-01257978⟩
302 View
243 Download



Gmail Facebook X LinkedIn More