Translation Validation for Synchronous Data-Flow Specification in the SIGNAL Compiler - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2015

Translation Validation for Synchronous Data-Flow Specification in the SIGNAL Compiler

Jean-Pierre Talpin
Thierry Gautier

Abstract

We present a method to construct a validator based on translation validation approach to prove the value-equivalence of variables in the compilation of the Signal compiler. The computation of output signals in a Signal program and their counterparts in the generated C code is represented by a Synchronous Data-flow Value-Graph (Sdvg). Our validator proves that every output signal and its counterpart variable have the same values by transforming the Sdvg graph.
Fichier principal
Vignette du fichier
978-3-319-19195-9_5_Chapter.pdf (600.01 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

hal-01767328 , version 1 (16-04-2018)

Licence

Identifiers

Cite

Van Chan Ngo, Jean-Pierre Talpin, Thierry Gautier. Translation Validation for Synchronous Data-Flow Specification in the SIGNAL Compiler. 35th International Conference on Formal Techniques for Distributed Objects, Components, and Systems (FORTE), Jun 2015, Grenoble, France. pp.66-80, ⟨10.1007/978-3-319-19195-9_5⟩. ⟨hal-01767328⟩
405 View
135 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More