Voltage Overscaling Algorithms for Energy-Efficient Workflow Computations With Timing Errors - Inria - Institut national de recherche en sciences et technologies du numérique
Reports (Research Report) Year : 2015

Voltage Overscaling Algorithms for Energy-Efficient Workflow Computations With Timing Errors

Abstract

We propose a software-based approach using dynamic voltage overscaling to reduce the energy consumption of HPC applications. This technique aggressively lowers the supply voltage below nominal voltage, which introduces timing errors, and we use ABFT to provide fault tolerance for matrix operations. We introduce a formal model for and design optimal polynomial-time solutions to execute a linear chain of tasks. Simulation results obtained for matrix multiplication demonstrate that our approach indeed leads to significant energy savings, compared to the standard algorithm that always operates at nominal voltage.
Fichier principal
Vignette du fichier
RR-8682.pdf (758.5 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

hal-01121065 , version 1 (27-02-2015)

Identifiers

  • HAL Id : hal-01121065 , version 1

Cite

Aurélien Cavelan, Yves Robert, Hongyang Sun, Frédéric Vivien. Voltage Overscaling Algorithms for Energy-Efficient Workflow Computations With Timing Errors. [Research Report] RR-8682, INRIA. 2015. ⟨hal-01121065⟩
219 View
384 Download

Share

More