Design of the coarse-grained reconfigurable architecture DART with on-line error detection - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Microprocessors and Microsystems: Embedded Hardware Design Year : 2014

Design of the coarse-grained reconfigurable architecture DART with on-line error detection

Abstract

This paper presents the implementation of the coarse-grained reconfigurable architecture (CGRA) DART with on-line error detection intended for increasing fault-tolerance. Most parts of the data paths and of the local memory of DART are protected using residue code modulo 3, whereas only the logic unit is protected using duplication with comparison. These low-cost hardware techniques would allow to tolerate temporary faults (including so called soft errors caused by radiation), provided that some technique based on re-execution of the last operation is used. Synthesis results obtained for a 90 nm CMOS technology have confirmed significant hardware and power consumption savings of the proposed approach over commonly used duplication with comparison. Introducing one extra pipeline stage in the self-checking version of the basic arithmetic blocks has allowed to significantly reduce the delay overhead compared to our previous design.
No file

Dates and versions

hal-00927376 , version 1 (13-01-2014)

Identifiers

Cite

Syed M. A. H. Jafri, Stanislaw J. Piestrak, Olivier Sentieys, Sébastien Pillement. Design of the coarse-grained reconfigurable architecture DART with on-line error detection. Microprocessors and Microsystems: Embedded Hardware Design , 2014, 38 (2), pp.124-136. ⟨10.1016/j.micpro.2013.12.004⟩. ⟨hal-00927376⟩
336 View
0 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More