Automated design of networks of Transport-Triggered Architecture processors using Dynamic Dataflow Programs - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Journal Articles Signal Processing: Image Communication Year : 2013

Automated design of networks of Transport-Triggered Architecture processors using Dynamic Dataflow Programs

Abstract

Modern embedded systems show a clear trend towards the use of Multiprocessor System-on-Chip (MPSoC) architectures in order to handle the performance and power consumption constraints. However, the design and validation of dedicated MPSoCs is an extremely hard and expensive task due to their complexity. Thus, the development of automated design processes is of highest importance to satisfy the time-to-market pressure of embedded systems.
Fichier principal
Vignette du fichier
Automated_design_of_networks_of_TTA_using_Dynamic_Dataflow_Programs.pdf (397.03 Ko) Télécharger le fichier
Origin : Publisher files allowed on an open archive
Loading...

Dates and versions

hal-00909325 , version 1 (26-11-2013)

Identifiers

Cite

Hervé Yviquel, Jani Boutellier, Mickaël Raulet, Emmanuel Casseau. Automated design of networks of Transport-Triggered Architecture processors using Dynamic Dataflow Programs. Signal Processing: Image Communication, 2013, 28 (10), pp.1295 - 1302. ⟨10.1016/j.image.2013.08.013⟩. ⟨hal-00909325⟩
366 View
538 Download

Altmetric

Share

Gmail Facebook X LinkedIn More