Pre- and post-scheduling memory allocation strategies on MPSoCs - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2013

Pre- and post-scheduling memory allocation strategies on MPSoCs


This paper introduces and assesses a new method to allocate memory for applications implemented on a shared memory Multiprocessor System-on-Chip (MPSoC). This method first consists of deriving, from a Synchronous Dataflow (SDF) algorithm description, a Memory Exclusion Graph (MEG) that models all the memory objects of the application and their allocation constraints. Based on the MEG, memory allocation can be performed at three different stages of the implementation process: prior to the scheduling process, after an untimed multicore schedule is decided, or after a timed multicore schedule is decided. Each of these three alternatives offers a distinct trade-off between the amount of allocated memory and the flexibility of the application multicore execution. Tested use cases are based on descriptions of real applications and a set of random SDF graphs generated with the SDF For Free (SDF3) tool. Experimental results compare several allocation heuristics at the three implementation stages. They show that allocating memory after an untimed schedule of the application has been decided offers a reduced memory footprint as well as a flexible multicore execution.
Fichier principal
Vignette du fichier
ESLSyn13.pdf (557.13 Ko) Télécharger le fichier
Origin : Publisher files allowed on an open archive

Dates and versions

hal-00868945 , version 1 (02-10-2013)


  • HAL Id : hal-00868945 , version 1


Karol Desnos, Maxime Pelcat, Jean François Nezan, Slaheddine Aridhi. Pre- and post-scheduling memory allocation strategies on MPSoCs. Electronic System Level Synthesis Conference (ESLSyn13), May 2013, Austin, TX, United States. pp.60-65. ⟨hal-00868945⟩
302 View
261 Download


Gmail Facebook Twitter LinkedIn More