A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2013

A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits

Abstract

A fast and accurate statistical method that estimates at gate level the leakage power consumption of CMOS digital circuits is demonstrated. Means, variances and correlations of logic gate leakages are extracted at library characterization step, and used for subsequent circuit statistical computation. In this paper, the methodology is applied to an eleven thousand cells ST test IP. The circuit leakage analysis computation time is 400 times faster than a single fast-Spice corner analysis, while providing coherent results.
Fichier principal
Vignette du fichier
DATE2013.pdf (290.11 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-00805478 , version 1 (28-03-2013)

Identifiers

Cite

Smriti Joshi, Anne Lombardot, Marc Belleville, Edith Beigné, Stéphane Girard. A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits. DATE 2013 - Design, Automation and Test in Europe, Mar 2013, Grenoble, France. pp.1056-1057, ⟨10.7873/DATE.2013.221⟩. ⟨hal-00805478⟩
352 View
275 Download

Altmetric

Share

Gmail Facebook X LinkedIn More