Service Value Aware Memory Scheduler by Estimating Request Weight and Using per-Thread Traffic Lights - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2012

Service Value Aware Memory Scheduler by Estimating Request Weight and Using per-Thread Traffic Lights

André Seznec

Abstract

The memory controller has become one of the performance enabler of a computer system. Its impact is even higher on multicores than it was on uniprocessor systems. In this paper, we propose the sErvice Value Aware memory scheduler (EVA) to enhance memory usage. EVA builds on two concepts, the request weight and the per-thread traffic light. For a read request on memory, the request weight is an evaluation of the work allowed by the request. Per-thread traffic lights are used to track whether or not in a given situation it is worth to service requests from a thread, e.g. if a given thread is blocked by refreshing on a rank then it is not worth to serve requests from the same thread on another rank. The EVA scheduler bases its scheduling decision on a service value which is heuristically computed using the request weight and per-thread traffic lights. Our EVA scheduler implementation relies on several hardware mechanisms, a request weight estimator, per-thread traffic estimators and a next row predictor. Using these components, our EVA scheduler estimates scores to issue scheduling decisions. EVA is shown to perform efficiently and fairly compared with previous proposed memory schedulers. For the memory scheduling competition, we submit EVA to Delay and PFP tracks and EVA-E (EVA with optimisations for EDP) to EDP track. Total delay is 2975 ×107, EDP value is 19.79 and PFP value is 2842 ×107.
Fichier principal
Vignette du fichier
paper_7.pdf (184.07 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-00746951 , version 1 (30-10-2012)

Identifiers

  • HAL Id : hal-00746951 , version 1

Cite

Keisuke Kuroyanagi, André Seznec. Service Value Aware Memory Scheduler by Estimating Request Weight and Using per-Thread Traffic Lights. 3rd JILP Workshop on Computer Architecture Competitions (JWAC-3): Memory Scheduling Championship (MSC), Rajeev Balasubramonian (Univ. of Utah), Niladrish Chatterjee (Univ. of Utah), Zeshan Chishti (Intel), Jun 2012, Portland, United States. ⟨hal-00746951⟩
335 View
184 Download

Share

Gmail Facebook X LinkedIn More