Low Power Multistandard Simultaneous Reception Architecture
Résumé
In this paper, we address the architecture of multistandard simultaneous reception receivers and we aim at improving both the complexity and the power consumption of the analog front-end. To this end we propose an architecture using the double orthogonal translation technique in order to multiplex two received signals. A study case concerning the simultaneous reception of 802.11g and UMTS signals is developed in this article.
| Origine | Fichiers produits par l'(les) auteur(s) |
|---|
Loading...