Attacking the Sources of Unpredictability in the Instruction Cache Behavior - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2008

Attacking the Sources of Unpredictability in the Instruction Cache Behavior

Abstract

The use of cache memories challenges the design and verification of high-integrity systems by making WCET analysis and measurement, the central input to schedulability analysis, considerably more laborious and less robust. In this paper we identify the sources of instruction cacherelated variability and gage them with ad-hoc experiments. In that light, we perform a critical review of state-of-the-art approaches to coping with and reducing the unpredictability of cache behavior. Finally we single out practices and recommendations that we deem best fit to attack the sources of unpredictability and discuss their applicability to a real processor for use in European space industry.
Fichier principal
Vignette du fichier
mezzetti.pdf (307.76 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

inria-00336526 , version 1 (04-11-2008)

Identifiers

  • HAL Id : inria-00336526 , version 1

Cite

Enrico Mezzetti, Niklas Holsti, Antoine Colin, Guillem Bernat, Tullio Vardanega. Attacking the Sources of Unpredictability in the Instruction Cache Behavior. 16th International Conference on Real-Time and Network Systems (RTNS 2008), Isabelle Puaut, Oct 2008, Rennes, France. ⟨inria-00336526⟩

Collections

RTNS2008
158 View
400 Download

Share

Gmail Facebook X LinkedIn More