Hardware-optimal digital FIR filters: one ILP to rule them all and in faithfulness bind them - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 2024

Hardware-optimal digital FIR filters: one ILP to rule them all and in faithfulness bind them

Résumé

This article addresses the implementation of Finite Impulse Response filters as digital hardware circuits. It formalizes, as a mathematical model, the problem of finding the optimal circuit for a given frequency specification and given input/output fixed-point formats. This model captures at the bit level a wide class of implementations (transposed-form circuits based on truncated shift-and-add adder graphs). It also captures formally the constraints due to the frequency specification, as well as those due to rounding to the output format. This model can be expressed as an Integer Linear Programming (ILP) problem, such that the optimal circuit (in terms of bit-level adders and registers) can be found by standard ILP solvers. This approach allows for a completely automatic tool from a frequency specification to a circuit with user-specified input and output formats. This tool is evaluated (with cost functions modeling FPGAs) on several benchmarks.
Fichier principal
Vignette du fichier
HarwareOptimalFilters.pdf (268.37 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-04398268 , version 1 (16-01-2024)

Licence

Paternité

Identifiants

  • HAL Id : hal-04398268 , version 1

Citer

Anastasia Volkova, Florent de Dinechin, Martin Kumm. Hardware-optimal digital FIR filters: one ILP to rule them all and in faithfulness bind them. 2023 Asilomar Conference on Signals, Systems, and Computers, Oct 2023, Asilomar, United States. ⟨hal-04398268⟩
32 Consultations
15 Téléchargements

Partager

Gmail Facebook X LinkedIn More