

# Logic with Unipolar Memristors – Circuits and Design Methodology

Nimrod Wald, Elad Amrani, Avishay Drori, Shahar Kvatinsky

## ▶ To cite this version:

Nimrod Wald, Elad Amrani, Avishay Drori, Shahar Kvatinsky. Logic with Unipolar Memristors – Circuits and Design Methodology. 24th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSISOC), Sep 2016, Tallinn, Estonia. pp.24-40, 10.1007/978-3-319-67104-8 2. hal-01675200

# HAL Id: hal-01675200 https://inria.hal.science/hal-01675200v1

Submitted on 4 Jan 2018

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



# **Logic with Unipolar Memristors – Circuits and Design Methodology**

# Nimrod Wald, Elad Amrani, Avishay Drori and Shahar Kvatinsky

Andrew and Erna Viterbi Faculty of Electrical Engineering Technion – Israel Institute of Technology Haifa, Israel, 3200003

{nimrodw@tx, shahar@ee}.technion.ac.il

Abstract. Memristors are a general name for a set of emerging resistive switching technologies. These two terminal devices are characterized by a varying resistance, which is controlled by the voltage or current applied to them. The resistance state of a memristor is nonvolatile, and as such makes memristors attractive candidates for use as novel memory elements. Apart from their use for memory applications, the use of memristors in logic circuits is widely researched. A class of logic circuits named 'stateful logic', where the logic state of the inputs and outputs is stored in the form of resistance, is a promising approach for carrying out logic computations within memory. This chapter discusses the use of non-polar memristors, a type of memristors whose resistance depends only on the magnitude of the voltage across its terminals, for performing stateful logic operations. A design methodology is presented to allow structured development of stateful logic gates, and backed by a demonstration of the design process of OR and XOR gates using non-polar memristors.

**Keywords:** memristor · unipolar memristors · resistive switch · logic design · design methodology · stateful logic · in-memory computing · mMPU.


#### 1 Introduction

Memristor is a general term for a family of emerging technologies [1], [2], including metal oxide thin film resistive switches (RRAM or ReRAM) [3], spin torque transfer magneto-resistive RAM (STT-MRAM) [4] and phase change memory (PCM) [5]. The electrical properties of memristors were formulated in 1971 by Leon Chua [6] in an effort to achieve a symmetric relation between the known electric quantities of voltage, current, electric charge and magnetic flux. The research of memristors has been dormant from that time, until in 2008 researchers at Hewlett Packard (HP) laboratories have linked the known phenomenon of resistive switching to memristors [7]. Since then, research of memristors is being performed in the fields of memory, neuromorphic circuits [8], hardware security [9], [10] and logic [11]. Memristors are characterized by an intrinsic state variable, which determines the device resistance (sometimes called memristance), varying from a low resistance state (*LRS*, *R*<sub>ON</sub>) to a high resistance state (*HRS*, *R*<sub>OFF</sub>). The state variable represents the physical switching mechanism (*e.g.* filament forming state in RRAM devices), and changes its value according to the current or voltage applied to the device.

Increasing power dissipation due to leakage in transistors as they are being shrunk is motivation for use of novel non-volatile devices for performing logic operations. Furthermore, the fact that processor performance increase greatly outpaces that of memories, causes a bottleneck named 'the memory wall', meaning that most energy and latency of computations is spent on moving data between the CPU and memory [12]. Using memristors, natural candidates for replacing conventional memory technologies, as logic elements could solve this problem by performing the logic operations within the memory, eliminating much of the need for fetching data. The combination of data storage and processing in a single element enables the design of memristive memory processing unit (mMPU) [13], [14]. Many methods for performing logic operations using memristors have been previously proposed, including memristor ratioed logic (MRL) [15], Akers logic arrays [16], complementary resistive switching (CRS) [17], implication logic (IMPLY) [18], and memristor-aided logic (MAGIC) [19]. The latter two utilize the state of memristors as the logic value of both inputs and output. This method is known as 'stateful logic' and is especially suited for performing logic within memory arrays [20], [21].

This chapter discusses the implementation of logic circuits using a more uncommon type of memristors, namely unipolar (or non-polar) memristors. The characteristics of these memristors are covered in section 2, and an example for the use of such devices for logic design is presented in section 3. A design methodology for developing stateful memristive logic gates with any type of memristors is described in section 4, followed by another example of a unipolar memristive logic gate design in section 5, pursuing the proposed methodology. All simulations are conducted using an internally developed VerilogA model for unipolar memristors, based on [22]. The chapter is concluded in section 6.

## 2 Unipolar Memristors




**Fig. 1.** I-V curves for unipolar (a) and bipolar (b) memristors. The regions in which the device is in LRS are in green, the ones in HRS are in orange, and the dotted lines are transitions between the two.

The majority of research in the field of memristive logic concentrates on the use of bipolar memristors. These devices have a state variable that changes its value according to both the magnitude and polarity of the voltage. Thus, applying a positive voltage higher than a certain threshold  $V_{RESET}$  increases the resistance of the device up to HRS, and applying a negative voltage exceeding a negative threshold voltage  $V_{SET}$  lowers the resistance down to LRS. This work deals with the use of a different memristor, the unipolar memristor, which differs from bipolar memristors in the fact that only the magnitude of the voltage across the device determines the change in the resistance. Thus, applying a voltage higher than  $|V_{RST}|$  across the device in any direction increases the resistance. Applying a voltage higher than a different threshold  $(e.g., |V_{SET}| > |V_{RESET}|)$  causes the resistance to drop. Once a device is switched to LRS, a compliance current limitation is usually necessary to avoid excess current that damages the device. Resistive switching technologies that result in unipolar switching behavior include PCM and some of RRAM technologies with thermochemical mechanism [23]–[27]. Examples for I-V curves of both bipolar and unipolar memristors are shown in **Fig. 1**.

We define the logic values stored in a memristor in the following manner, HRS is denoted as logical '0' and LRS as logical '1'. The use of unipolar memristors for logic gates opens the possibility of performing computation within memristive arrays of types previously not considered for use as logic. Furthermore, the use of unipolar memristors allows designing simpler controllers and voltage sources due to the fact that only a single voltage polarity is required for switching back and forth.

## 3 A Unipolar Memristive Logic Gate Example

In this section, a concept to design logic gates with unipolar memristors is presented [28]. The operation mechanism is first presented, followed by examples of OR and NOT gates.



**Fig. 2.** The sequence of the applied voltage for the three stages of a general logic operation. The preset voltage distinguishes between logical states and charges the suspension capacitors. The evaluation stage converts the preceding voltages to the required voltages for switching.

#### 3.1 Operation Principle

The basic mechanism of the proposed logic technique is a voltage divider between two resistive elements: a memristor and a resistor for a NOT gate or two memristors for an OR gate. The proposed circuits are based on connecting two resistive elements in series and applying a voltage bias. The ratio of voltages on the two elements complies with the ratio of their resistance, *i.e.*, the states are distinguished using a bias voltage. The first step of operation is translating resistance to resistive states. The applied voltage for distinction is called the *preset voltage*.

After state distinction has been achieved, a higher voltage is applied to the circuit, adding higher applied voltage across both elements, regardless of their states. The voltage in this step is predetermined to a value that promotes switching if necessary for proper execution, thus this voltage is called the *evaluation voltage*. The operation is therefore comprised of two execution steps: *preset* and *switching*.

One obstacle to operate properly arises from the fact that every change in resistance immediately changes the voltages, hence, possibly changing the distinction between states. This phenomenon may lead to an incorrect result. Therefore, maintaining the initial voltage distinction for a sufficient time is required to reach the desired resistance (HRS or LRS). One possible solution is to incorporate capacitors in the circuit in parallel with each resistive device. The capacitors add delay to the system due to the need to charge/discharge them during operation. Thus, we call them *suspension capacitors*. In addition to prolonging the validity of voltage values in the switching stage, suspension capacitors also delay the preset stage and in the case of the NOT gate, are actually mandatory for proper operation. Furthermore, the transition from preset to switching stages cannot be instantaneous. Hence, the intermediate evaluation stage is abstractly depicted as a transitive state and three stages are used to execute the operation as illustrated in Fig. 2.

#### (a) Preset Stage

In the preset stage, a voltage  $V_{PRESET}$  is applied to the circuit to charge the capacitors and initialize the voltage division between the resistive devices. The applied voltage is sufficiently high to distinguish between resistive states, but lower than the threshold

voltage, thus does not change the state of the memristors. After sufficient time, approximately no current passes through the capacitors and their voltages are consistent with the voltage divider.

#### (b) Evaluation Stage

The evaluation stage starts immediately after the preset stage. A voltage pulse  $V_{EVALUATION}$  is applied to the circuit. The purpose of this stage is to increase the voltage on both resistive elements abruptly. The final voltage in this stage depends on the final voltage of the preset stage, hence correlates with the resistance of the circuit elements. However, the voltage increase  $V_{EVALUATION} - V_{PRESET}$  is fixed for all scenarios. The exact increase in voltage after the voltage jump is determined by the capacitance ratio (charge sharing).

#### (c) Switching Stage

In the switching stage,  $V_{EVALUATION}$  is still applied for sufficient time to allow switching of the memristors. The key is to choose proper pulse length and voltage magnitude to switch the memristors according to the desired logical functionality.

#### 3.2 OR Gate

A two-input OR gate consists of two unipolar memristors  $U_1$  and  $U_2$  connected in series. A suspension capacitor is connected in parallel to each memristor, as shown in **Fig. 3**. The initial logical state of the memristors is the input of the gate and after execution both memristors have the same logical state, which serves as the output of the gate.

Assume  $V_{SET} > V_{RESET}$ , for proper behavior of the gate certain conditions need to be fulfilled. First, when both inputs are identical (*i.e.*, both are logical '1' or '0') there is no memristor switching. Second, when the inputs are different, the HRS memristor (in logical '0') has to switch to LRS since the desired output is logical '1'. Assuming that the voltage on the HRS memristor equals  $V_{PRESET}$  in the preset stage and  $V_{PRESET} + \frac{1}{2}(V_{EVALUATION} - V_{PRESET})$  in the evaluation stage; the constraints on the voltages are therefore

$$V_{PRESET} < 2V_{RESET}, \tag{1a}$$

$$2V_{SET} - V_{PRESET} < V_{EVALUATION} < 2V_{RESET}. \tag{1b}$$

**Fig. 4** shows simulation results of an OR gate for the case where the inputs are different and  $U_2$  switches for proper result. Note that when  $U_1$  is logical '0' and  $U_2$  is logical '1', the operation is destructive, *i.e.*, the value of the inputs is overwritten.

#### 3.3 NOT Gate

The NOT gate consists of a single unipolar memristor connected in series with a reference resistor. The memristor acts as both input and output of the NOT gate. For proper operation both the memristor and the resistor have a suspension capacitor con-




Fig. 3. Schematic of an OR gate. The input memristors  $U_1$ ,  $U_2$  are overwritten with the output.




Fig. 4. OR gate simulation results. U<sub>1</sub> and U<sub>2</sub> are initialized to, respectively, LRS (logical '1') and HRS (logical '0'). (a) Voltages across the memristors during the operation, and (b) their resistance. In the first 4 μsec the system is in the preset stage, and the capacitors are charged/discharged to distinctive voltages. In the switching stage, U<sub>2</sub> voltage is higher than V<sub>set</sub> for sufficient time and its logical value is switched to logical '1' as desired.

nected to them in parallel as shown in Fig. 5. Without the suspension capacitors,

 $V_{EVALUATION}$  must be absurdly high to allow switching the memristor in the case of RESET operations. The resistance of the reference resistor is between LRS and HRS. This value ensures that the voltage at the end of the preset stage across a HRS (LRS) memristor is high (low), as illustrated in **Fig. 6**. A reasonable choice is  $R_{REF} = \sqrt{R_{OFF}R_{ON}}$ . For proper operation, the conditions on the applied voltage are

$$V_{PRESET} < min \left\{ \sqrt{\frac{R_{OFF}}{R_{ON}}} V_{RESET}, V_{SET} \right\}, \tag{2a}$$

$$\frac{1}{\gamma} \max \left\{ V_{SET}, V_{RESET} + V_{PRESET} \right\} < V_{EVALUATION}, \tag{2b}$$

$$V_{EVALUATION} < \frac{1}{\nu} (V_{SET} + V_{PRESET}),$$
 (2c)

where  $\gamma \triangleq \frac{C_{REF}}{C_{REF} + C_{S1}}$ .

#### 3.4 Timing Considerations

One of the critical points for proper behavior of the proposed logic technique is to apply the right voltage for a sufficient time during the switching stage. In this section, the timing constraints in the switching stage are explored. Assume  $\tau_{SET}$  ( $\tau_{RESET}$ ) is a minimal transition time from HRS (LRS) to LRS (HRS) [29]. For successful switching, the duration of the switching stage must be greater than the minimal required switching time. The minimum condition on the length of the stage is therefore

$$T_{pulse} > max\{\tau_{set}, \tau_{reset}\} = T_{pulse,min}.$$
 (3)





Fig. 5. Schematic of a NOT gate. A resistor is used as a reference to determine the state of the memristor



**Fig. 6.** NOT gate simulation results. (a) Voltages and (b) resistance during two consecutive memristor switching. In the first 3  $\mu sec$ ,  $U_1$  switches from  $LRS \rightarrow HRS$ . In the second NOT operation  $U_1$  switches back to LRS.

At the beginning of the switching stage, each memristor is biased with a voltage which promotes switching (if necessary). The validity of the specified voltage level is maintained for a short period of time, due to the use of suspension capacitors, but will eventually become invalid. If the switching stage is not terminated in time, a memristor might reach a voltage range which promotes the opposite transition, *i.e.*, reverse switching. The maximal length of the switching stage is determined according to the transient analysis of voltages in the circuit, and might be different for SET and RESET operations. For this purpose it is possible to define  $T_{SET}$  ( $T_{RESET}$ ) as the approximate period of time in which the conditions for a SET (RESET) operation are met. It is important to understand that while  $\tau_{set}$  and  $\tau_{reset}$  are properties of the memristor,  $T_{SET}$  and  $T_{RESET}$  are determined by the selection of the different circuit parameters, namely  $V_{PRESET}$ ,  $V_{EVALUATION}$ ,  $R_{REF}$ ,  $C_{REF}$ ,  $C_{S}$ , and  $T_{PRESET}$ . Hence, the maximum condition on the length of the switching step is

$$T_{pulse} < min\{T_{SET}, T_{RESET}\} = T_{pulse,max}. \tag{4}$$

To comply with both minimum and maximum conditions, both (3) and (4) must apply, as illustrated in **Fig. 7**. The parameters  $V_{PRESET}$ ,  $V_{EVALUATION}$ ,  $R_{ref}$ , and the switching capacitors can be chosen to support (3) and (4). Different circuit parameters, however, may lead to a reduction in performance. For example, larger capacitors ease the maximum condition, but slow the preset stage and increase power consumption.

#### 3.5 Evaluation and Comparison

We evaluate the proposed circuits in terms of speed, power, and area, and compare them to previously proposed memristive logic families that are suitable for bipolar memristors. Evaluation is conducted using the model mentioned in section 1 based on [22]. All simulations are conducted in Cadence Virtuoso environment, and using device parameter values of  $R_{ON}=10\text{k}\Omega$ ,  $R_{OFF}=1\text{M}\Omega$ ,  $V_{SET}=2.5\text{V}$  and  $V_{RESET}=1.5\text{V}$ . In terms of speed, the need for a long preset stage is a disadvantage of the proposed mechanism. To accelerate the preset stage, higher voltages can be used in the cost of higher power consumption. Our simulations show that for a memristor with switching time  $\tau$ , the delay time of the presented basic logic gates (OR\NOT) is approximately  $10 \cdot \tau$ .

The basic cell that would be incorporated into a crossbar array consists of a memristor and a capacitor. Suspension capacitors increase the area of the memory cell; the exact area of the capacitor depends on the switching time of the memristor. For example, memristors with switching time of 1ns require suspension capacitors with capacitance of approximately 0.8pF. The usage of suspension capacitors clearly impacts power consumption. Furthermore, the use of several computing phases (preset-switching) requires a clock that contributes to the power consumption and needs to be considered as well.

Some bipolar logic techniques for computation within memory are IMPLY [18] and MAGIC [19]. IMPLY and MAGIC are stateful logic techniques, similar in nature to the proposed technique. In both techniques, logical state is represented by resistance and the computation consists of multi-stage voltage application. Similarly to our proposed unipolar technique, in IMPLY the input data is overwritten with the output result.




Fig. 7. Applied voltage duration in the switching stage.  $T_{pulse}$  satisfies (3) to reach the desired resistance and also meets (4) to avoid reverse switching.

For devices with switching time of  $\tau$ , the switching times of IMPLY and MAGIC are

 $3.15\tau$  and  $1.3\tau$  respectively. To compare the fundamentals of the performance and area of the different techniques, we have evaluated a test case of an *N*-bit adder. Recent unipolar and bipolar memristor technology exhibit switching times in the order of 1ns-10ns and device area of  $4F^2$  [30], making IMPLY and LOGIC comparable to each other and to the proposed logic.

Assume the operation is incorporated in a crossbar that is optimized for area, *e.g.*, only a single operation can be performed at a clock cycle and backup devices can be discarded after usage. The latency and number of backup memristors needed for different logical operations are listed in **Table 1**. A single bit addition can be performed in 13 cycles. An *N* bit addition can be performed in 34*N*-21 cycles. A comparison of this result with existing bipolar logic families is presented in **Table 2**. Note that due to the requirement of a long preset stage, logic execution for the proposed logic is slower. Given the capacitance and memristor resistance used in simulations, the preset stage is in the order of 100ns. Thus, the operating frequency of the proposed method is probably lower than the bipolar methods, possibly reducing performance.

# 4 Methodology for Stateful Memristive Logic Design

One of the most important things when designing novel stateful memristive logic gates is proper selection of the circuit parameters, *i.e.* voltages, currents, resistances, etc. The space of possibilities for choosing these is usually too large to explore, forcing

 Table 1. Latency and Area of Different Functions using OR, NOT and COPY

Operation	# OR	# NOT	# COPY	# Backup	Latency
NOT	0	1	0	0	1
OR	1	0	0	0	1
NAND	1	2	0	0	3
NOR	1	1	0	0	2
AND	1	3	0	0	4
XOR	3	4	2	2	9
ADD 1 bit	4	7	2	2	13
ADD N bit	11N - 7	14N - 7	9N - 7	5	34N - 21

**Table 2.** Latency and Area of *N*-bit Adder with Different Memristor-Based Logic Methods, Optimized for Minimum Area

Method of Execution	Latency (# Cycles)	Latency $(\tau)$	Area (# Memristors)
IMPLY (Serial) [10]	29N	91N· τ	2
MAGIC [17]	15N	19N· τ	5
Unipolar (This work)	34N-21	$(340N-210)\tau$	5

the designer to rely on heuristics. Recently, we have proposed a set of steps to form a structured methodology for the design of stateful memristor-based logic gates [31]. This methodology improves efficiency when inventing new stateful memristive logic gates, and allows a systematic choice of circuit parameters. The design process consists of seven steps, as detailed next. The methodology treats voltage across a memristor as the value that determines its dynamic behavior (switching). While this methodology assume voltage-controlled memristors [32], the same methodology can be adapted with small adjustments for current-controlled memristors. The steps of the design methodology are:

- 1. *Definition of gate topology* Decide what are the elements being used (memristors, resistors, capacitors, *etc.*), and how are they connected to each other and to the ports of the logic gate (*e.g.*, connecting the gate to external voltage/current sources).
- 2. Definition of gate inputs/outputs Decide which memristor values are used as input variables and which as output. All the inputs must have their updated values prior to execution. The output values should be written to the output memristor before execution finishes. An output may run over an input value if needed, as in the OR gate in the previous section and in [18]. When several options exist, this step may be postponed until after step 6 to make a decision relying on a better understanding of the circuit dynamics.
- 3. *Naming of relevant circuit parameters* that may change their value during execution (*e.g.*, voltage, current, memristance).
- 4. Developing an expression for the momentary voltage/current on each of the memristors in the circuit.
- 5. *Constructing a truth table of initial voltages* For each combination of input values, determine what are the voltages across each circuit element at time *t*=0 (*i.e.*, before any change is observed).
- 6. Exploring constraints for choosing the operating voltage/current and the initialization of output memristors (if they exist). For example, when using bipolar memristors, the initial state of the output memristor and the applied voltage must be carefully chosen to allow a change of the state.
- 7. Examining the unconstrained values and understanding the circuit dynamics To allow the proper ranges for each unconstrained value that may produce different behaviors. Once the behavior of the memristors for all parameter ranges is known, select the options that yield the desired logic functionality.

Clauses 1 through 4 are basic groundwork for the gate analysis. Clauses 5 and 6 put restrictions on the chosen parameters so they do not infringe on constraints set by the circuit topology and device properties. Clause 7 requires the most in-depth analysis and should result in parameter selection leading to a new logic gate with useful properties. We demonstrate this design methodology in the next section for unipolar memristors.

# 5 Design Procedure for a Novel Unipolar Memristor Based Logic Gate

The methodology presented in the previous section is demonstrated for developing another logic gate using unipolar memristors. The steps followed in the development of the gate are presented next.

- 1. The gate comprises of two unipolar memristors connected in series. The structure, shown in **Fig. 8**, is compatible for use within a crossbar array.
- 2. The inputs of the gate are represented by the resistances of the two memristors before the logic function is executed. The output is not selected at this point and will be dealt after step 6. Note that either memristor can be selected as an output after execution since the circuit is symmetrical, and that the lack of a dedicated output memristor makes the gate undoubtedly destructive to at least one of the inputs.
- 3. The memristors are named M1 and M2, and their resistance, voltage drops and applied voltages to connected terminals are respectively denoted  $R_1$ ,  $V_{M1}$ , V1 and  $R_2$ ,  $V_{M2}$ , V2. These notations are shown in **Fig. 8**.
- 4. The expressions of the momentary voltages as functions of the applied voltages to the gate terminals are given by

$$V_{M1} = (V1 - V2) \cdot \frac{R_1}{R_1 + R_2},\tag{5a}$$

$$V_{M2} = (V2 - V1) \cdot \frac{R_2}{R_1 + R_2}.$$
 (5b)

To simplify (5a) and (5b), VI is set as ground and V2 is named  $V_{OP}$ . Thus, the simplified expressions are

$$V_{M1} = -V_{OP} \cdot \frac{R_1}{R_1 + R_2},\tag{6a}$$

$$V_{M2} = V_{OP} \cdot \frac{R_2}{R_1 + R_2}.$$
 (6b)

5. A truth table for the applied voltage on each device prior to logic execution is presented in **Table 3**.




Fig. 8. Gate topology of the analyzed two unipolar logic gate.

**Table 3.** Truth table for memristor voltages before any change in device state

Input `	Values	Input Resistance Applied		l Voltage	
$M1_{init}$	M2 <sub>init</sub>	$R_{1,init}$	R <sub>2,init</sub>	$V_{M1}$	$V_{M2}$
0	0	$R_{OFF}$	$R_{OFF}$	$V_{OP}/2$	$V_{OP}/2$
0	1	$R_{OFF}$	$R_{ON}$	$\sim V_{OP}$	~0
1	0	$R_{ON}$	$R_{OFF}$	~0	$\sim V_{OP}$
1	1	$R_{ON}$	$R_{ON}$	$V_{OP}/2$	$V_{OP}/2$

**Table 4.** Analysis of gate operation for the two relevant operating voltage selections

Input Re- sistance		Initial Applied Voltage		Option (a) Final state	Option (c) Final state	
$R_{1,init}$	$R_{2,init}$	$V_{M1}$	$V_{M2}$	$R_{1,final}$ $R_{2,final}$	R <sub>1,final</sub> R <sub>2,final</sub>	
$R_{OFF}$	$R_{OFF}$	$V_{OP}/2$	$V_{OP}/2$	$R_{OFF}\left( 0 ight)$	$R_{OFF}\left( 0 ight)$	
$R_{OFF}$	$R_{ON}$	$\sim V_{OP}$	~0	$R_{ON}$ (1)	$R_{ON}$ (1)	
$R_{ON}$	$R_{OFF}$	~0	$\sim V_{OP}$	$R_{ON}$ (1)	$R_{ON}$ (1)	
$R_{ON}$	$R_{ON}$	$V_{OP}/2$	$V_{OP}/2$	$R_{OFF}\left( 0 ight)$	$R_{ON}$ (1)	

- 6. The chosen topology involves only a single parameter ( $V_{OP}$ ), whose value will be set in the next clause. Due to the fact that the memristors are unipolar and connected in a symmetric manner, there are no constraints on the polarity of the voltage.
- 7. Examining the I-V curve shown in **Fig. 1**, we see that 0 < |Vreset| < |Vset|. The initial truth table demonstrates that any single memristor within the gate has either 0,  $V_{OP}/2$ , or  $V_{OP}$  applied across it. Considering all of the above, three meaningful options for selecting the value of  $V_{OP}$  are present:
  - (a)  $0V \rightarrow No$  change,  $V_{OP}/2 \rightarrow Reset$ ,  $V_{OP} \rightarrow Set$ .
  - (b)  $0V \rightarrow No$  change,  $V_{OP}/2 \rightarrow No$  Change,  $V_{OP} \rightarrow Reset$ .
  - (c)  $0V \rightarrow No$  change,  $V_{OP}/2 \rightarrow No$  Change,  $V_{OP} \rightarrow Set$ .

Option (b) does not lead to switching of any of the memristors. As is apparent in **Table 4**, both remaining options lead to an identical state in both memristors at the end of the computation. Hence, we are free to choose the output of the gate to be either of the memristors, affirming the conclusion of step 2.

Option (a) results in an XOR gate. However, this gate is unstable since the output values for an XOR function are, theoretically, initial values for another round of computation, resulting in a constant output equal to  $R_{OFF}$ . Using the model discussed in section 1, our results show convergence of the output at a resistance of approximately  $R_{ON}$ . The exact value depends on  $R_{OFF}/R_{ON}$  and Vset/Vreset, as shown in **Fig.** 9. Thus, executing an XOR operation is possible if we allow partial switching, although the noise margin of the gate is relatively low (asymptotically reaching a full switching with a proper selection of parameters, improving the noise margin).


Option (c) results in an OR gate. This gate is stable and, with a wide range of parameter values, correctly converges to the desired output with no noise margin issues. Simulation results of this gate are shown in **Fig. 10**. For proper operation of this OR gate the threshold voltages of the memristors are required to uphold

$$1 < \left| \frac{V_{SET}}{V_{RST}} \right| < 2. \tag{7}$$

Some physical unipolar devices exhibit (7) [33], [34], while other devices exhibit a higher ratio ( $2V_{RESET} < V_{SET}$ ) [35]–[37], enabling only XOR operations, or do not fulfill any of these conditions (*i.e.*, uphold  $V_{SET} < V_{RESET}$ ) [34] and therefore are not suitable for use with the proposed topology.

Contrary to the gate described in section 3, these gates do not contain any capacitors, nor do they rely on retaining previous voltage divider values. For these reasons, there are no timing constraints on gate operation, apart from the obvious necessity to apply  $V_{OP}$  for a time sufficient for achieving full swing in the device states  $(\tau)$ . This time depends on properties of the used device and may vary substantially between different types of devices.

The gate described in this section outperforms the gates from section 3 in several aspects. First, the topology does not include the use of capacitors or resistors, which is area efficient, allows implementing gates within a pure memristive crossbar, and eliminates the need to use two different input voltages to perform the logic function. Second, the topology allows, with a proper selection of devices and parameters, to use the same gate for two different logic functions by changing only the operating voltage.



**Fig. 9.** (a) Applied voltage and (b) memristance for an XOR gate. The memristor is characterized by  $R_{ON}=100\Omega$  and  $R_{OFF}=100k\Omega$ . The circuit parameters are  $V_{RESET}=1.5V$ ,  $V_{SET}=2.5V$ ,  $V_{OP}=3.2V$ .




Fig. 10. (a) Applied voltage and (b) memristance of an OR gate. Memristor and circuit parameters are identical to an XOR gate, except  $V_{OP}$ =2.95V

#### 6 Conclusions

Combining data storage and processing is appealing since it can solve some of the critical issues in modern computing, such as limited memory bandwidth and power consumption. Both unipolar and bipolar memristors enable the execution of logic operations within memory using different methods. Since it is still unclear whether unipolar or bipolar mechanisms will become dominant for data storage, both phenomena are of interest. In this chapter, we focus on unipolar mechanism and propose logic techniques for these devices using NOT, XOR and two types of OR gates. The proposed techniques can be naturally integrated within memristive crossbar memory. The proposed technique can fit different unipolar technologies such as Phase Change Memory, 3D-Xpoint, RRAM, and Thermochemical Resistive Memory.

We present how a design methodology helps in the invention of new logic gates that can be executed within memristive memories to form memristive memory processing units (mMPU). The methodology is demonstrated by designing XOR and OR gates. This procedure is formed from a series of simple steps, and meant to facilitate a successful choice of circuit parameters and an overall efficient design process.

#### References

- L. Chua, "If it's Pinched it's a Memristor," Semiconductor Science and Technology, vol. 29, no. 10, p. 104001, Oct. 2014.
- 2. L. Chua, "Resistance Switching Memories are Memristors," *Applied Physics A*, vol. 102, no. 4, pp. 765–783, Mar. 2011.
- H. S. P. Wong et al., "Metal–Oxide RRAM," Proceedings of the IEEE, vol. 100, no. 6, pp. 1951–1970, Jun. 2012.
- Z. Diao et al., "Spin-Transfer Torque Switching in Magnetic Tunnel Junctions and Spin-Transfer Torque Random Aaccess Memory," Journal of Physics: Condensed Matter, vol. 19, no. 16, p. 165209, Apr. 2007.
- H. S. P. Wong et al., "Phase Change Memory," Proceedings of the IEEE, vol. 98, no. 12, pp. 2201–2227, Dec. 2010.
- L. Chua, "Memristor-The Missing Circuit Element," *IEEE Transactions on Circuit Theory*, vol. 18, no. 5, pp. 507–519, May 1971.
- D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The Missing Memristor Found," *Nature*, vol. 453, no. 7191, pp. 80–83, May 2008.
- 8. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale Memristor Device as Synapse in Neuromorphic Systems," *Nano Letters*, vol. 10, no. 4, pp. 1297–1301, Apr. 2010.
- G. S. Rose, N. McDonald, L.-K. Yan, and B. Wysocki, "A Write-Time Based Memristive PUF for Hardware Security Applications," in *Proceedings of the International Conference* on Computer-Aided Design, 2013, pp. 830–833.
- J. Rajendran, G. S. Rose, R. Karri, and M. Potkonjak, "Nano-PPUF: A Memristor-Based Security Primitive," in *Proceedings of the IEEE Computer Society Annual Symposium on VLSI*, 2012, pp. 84–87.

- 11. J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "'Memristive' Switches Enable 'Stateful' Logic Operations via Material Implication," *Nature*, vol. 464, no. 7290, pp. 873–876, Apr. 2010.
- 12. S. A. McKee and S. A., "Reflections on the Memory Wall," in *Proceedings of the First Conference on Computing Frontiers on Computing frontiers*, 2004, p. 162.
- 13. R. Ben Hur and S. Kvatinsky, "Memory Processing Unit for in-memory processing," in *Proceedings of the International Symposium on Nanoscale Architectures*, 2016, p. 208.
- R. Ben Hur and S. Kvatinsky, "Memristive Memory Processing Unit (MPU) Controller for In-Memory Processing," in *Proceedings of the IEEE International Conference on the* Science of Electrical Engineering (ICSEE) - in press, 2016.
- S. Kvatinsky, N. Wald, G. Satat, A. Kolodny, U. C. Weiser, and E. G. Friedman, "MRL Memristor Ratioed Logic," in *Proceedings of the International Workshop on Cellular Nanoscale Networks and their Applications*, 2012, pp. 1–6.
- 16. Y. Levy *et al.*, "Logic operations in memory using a memristive Akers array," *Microelectronics Journal*, pp. 1429–1437, 2014.
- 17. R. Rosezin, E. Linn, C. Kugeler, R. Bruchhaus, and R. Waser, "Crossbar Logic Using Bipolar and Complementary Resistive Switches," *IEEE Electron Device Letters*, vol. 32, no. 6, pp. 710–712, 2011.
- 18. S. Kvatinsky, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristor-based material implication (IMPLY) logic: Design principles and methodologies," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 22, no. 10, pp. 2054–2066, Oct. 2014.
- 19. S. Kvatinsky et al., "MAGIC Memristor-Aided Logic," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 61, no. 11, pp. 895–899, Nov. 2014.
- 20. R. Ben Hur, N. Talati, and S. Kvatinsky, "Algorithmic Considerations in Memristive Memory Processing Units (MPU)," in *Proceedings of the International Workshop on Cellular Nanoscale Networks and their Applications*, 2016.
- 21. N. Talati, S. Gupta, P. Mane, and S. Kvatinsky, "Logic Design Within Memristive Memories Using Memristor-Aided loGIC (MAGIC)," *IEEE Transactions on Nanotechnology*, vol. 15, no. 4, pp. 635–650, Jul. 2016.
- 22. Y. Su Kim and K.-S. Min, "Behavioral Current-Voltage Model with Intermediate States for Unipolar Resistive Memories," *Journal of Semiconductor Technology and Science*, vol. 13, no. 6, pp. 539–545, 2013.
- D. Ielmini, R. Bruchhaus, and R. Waser, "Thermochemical Resistive Switching: Materials, Mechanisms, and Scaling Projections," *Phase Transitions*, vol. 84, no. 7, pp. 570–602, Jul. 2011.
- 24. S. Long, C. Cagli, D. Ielmini, M. Liu, and J. Sune, "Cell-Based Models for the Switching Statistics of RRAM," in *Proceedings of the Annual Non-Volatile Memory Technology Symposium*, 2011, pp. 1–5.
- 25. X. A. Tran *et al.*, "High Performance Unipolar AlOyHfOxNi Based RRAM Compatible With Si Diodes for 3D Application," in *Symposium o VLSI Technology Digest of Technical Papers*, 2011, pp. 44–45.
- A. Pirovano, A. L. Lacaita, A. Benvenuti, F. Pellizzer, and R. Bez, "Electronic Switching in Phase-Change Memories," *IEEE Transactions on Electron Devices*, vol. 51, no. 3, pp. 452– 459, Mar. 2004.
- 27. A. Redaelli, A. Pirovano, F. Pellizzer, A. L. Lacaita, D. Ielmini, and R. Bez, "Electronic Switching Effect and Phase-Change Transition in Chalcogenide Materials," *IEEE Electron Device Letters*, vol. 25, no. 10, pp. 684–686, Oct. 2004.

- 28. E. Amrani, A. Drori, and S. Kvatinsky, "Logic Design with Wnipolar Memristors," in *Proceedings of the International Conference on Very Large Scale Integration (VLSI-SoC)*, 2016, pp. 1–5.
- R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-Based Resistive Switching Memories - Nanoionic Mechanisms, Prospects, and Challenges," *Advanced Materials*, vol. 21, no. 25–26, pp. 2632–2663, Jul. 2009.
- 30. J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive Devices for Computing," *Nature Nanotechnology*, vol. 8, no. 1, pp. 13–24, Dec. 2012.
- 31. N. Wald and S. Kvatinsky, "Design Methodology for Stateful Memristive Logic Gates," in *Proceedings of the ICSEE International Conference on the Science of Electrical Engineering (ICSEE) in Press*, 2016.
- 32. S. Kvatinsky, M. Ramadan, E. G. Friedman, and A. Kolodny, "VTEAM: A General Model for Voltage-Controlled Memristors," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 62, no. 8, pp. 786–790, Aug. 2015.
- 33. W. Guan, M. Liu, S. Long, Q. Liu, and W. Wang, "On the Resistive Switching Mechanisms of Cu/ZrO2:Cu/Pt," *Applied Physics Letters*, vol. 93, no. 22, p. 223506, 2008.
- 34. Y. Huang, Y. Luo, Z. Shen, G. Yuan, and H. Zeng, "Unipolar Resistive Switching of ZnO-Single-Wire Memristors," *Nanoscale research letters*, vol. 9, no. 1, p. 381, 2014.
- 35. W. I. Park *et al.*, "Self-Assembly-Induced Formation of High-Density Silicon Oxide Memristor Nanostructures on Graphene and Metal Electrodes," *Nano Letters*, vol. 12, no. 3, pp. 1235–1240, Mar. 2012.
- 36. H. H. Huang, W. C. Shih, and C. H. Lai, "Nonpolar Resistive Switching in the Pt/MgO/Pt Nonvolatile Memory Device," *Applied Physics Letters*, vol. 96, no. 19, p. 193505, 2010.
- 37. W. Guan, S. Long, Q. Liu, M. Liu, and W. Wang, "Nonpolar Nonvolatile Resistive Switching in Cu Doped ZrO2," *IEEE Electron Device Letters*, vol. 29, no. 5, pp. 434–437, May 2008.